











SN54HC04, SN74HC04

SCLS078G - DECEMBER 1982-REVISED SEPTEMBER 2015

SNx4HC04 Hex Inverters

Features

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive up to 10 LSTTL Loads
- Low Power Consumption, 20-µA Maximum I_{CC}
- Typical $t_{pd} = 8 \text{ ns}$
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Maximum

Applications

- Cameras
- E-Meters
- **Ethernet Switches**
- Infotainment

3 Description

The SNx4HC04 devices contain six independent inverters. They perform the Boolean function $Y = \overline{A}$ in positive logic.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-------------|------------|--------------------|--|--|
| | LCCC (20) | 8.89 mm × 8.89 mm | | |
| SN54HC04 | CDIP (14) | 19.56 mm × 6.67 mm | | |
| | CFP (14) | 9.21 mm × 5.97 mm | | |
| | SOIC (14) | 8.65 mm × 3.91 mm | | |
| SN74HC04 | PDIP (14) | 19.30 mm × 6.35 mm | | |
| SN/4HC04 | SOP (14) | 10.3 mm × 5.3 mm | | |
| | TSSOP (14) | 5.00 mm × 4.40 mm | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)





Table of Contents

| 1 | Features 1 | 8.3 Feature Description | 8 |
|---|--------------------------------------|--------------------------------|------------|
| 2 | Applications 1 | 8.4 Device Functional Modes | 8 |
| 3 | Description 1 | 9 Application and Implement | ation 9 |
| 4 | Revision History2 | 9.1 Application Information | 9 |
| 5 | Pin Configuration and Functions3 | 9.2 Typical Application | 9 |
| 6 | Specifications4 | 10 Power Supply Recommend | lations 11 |
| • | 6.1 Absolute Maximum Ratings | 11 Layout | 11 |
| | 6.2 ESD Ratings | 11.1 Layout Guidelines | 11 |
| | 6.3 Recommended Operating Conditions | 11.2 Layout Example | 11 |
| | 6.4 Electrical Characteristics | 12 Device and Documentation | Support 12 |
| | 6.5 Switching Characteristics | 12.1 Related Links | 12 |
| | 6.6 Operating Characteristics | 12.2 Community Resource | 12 |
| | 6.7 Typical Characteristics | 12.3 Trademarks | 12 |
| 7 | Parameter Measurement Information | 12.4 Electrostatic Discharge C | aution 12 |
| 8 | Detailed Description8 | 12.5 Glossary | 12 |
| • | 8.1 Overview | 13 Mechanical, Packaging, an | |
| | 8.2 Functional Block Diagram 8 | Information | 12 |

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision F (August 2013) to Revision G Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ESD warning added. Changes from Revision E (October 2010) to Revision F Page Removed Ordering Information table.



5 Pin Configuration and Functions

J, W, D, DB, N, NS, or PW Packages 14-Pin SOIC, CDIP, CFP, PDIP, TSSOP, SOP Top View





NC - No internal connection

Pin Functions

| | PIN | | | |
|------|---|----------------|-----|---------------|
| NAME | SOIC, CDIP, CFP, SSOP, PDIP, TSSOP | LCCC | I/O | DESCRIPTION |
| 1A | 1 | 2 | I | Input 1A |
| 1Y | 2 | 3 | 0 | Output 1Y |
| 2A | 3 | 4 | ı | Input 2A |
| 2Y | 4 | 6 | 0 | Output 2Y |
| ЗА | 5 | 8 | I | Input 3A |
| 3Y | 6 | 9 | 0 | Output 3Y |
| GND | 7 | 10 | _ | Ground Pin |
| 4Y | 8 | 12 | 0 | Output 4Y |
| 4A | 9 | 13 | I | Input 4A |
| 5Y | 10 | 14 | 0 | Output 5Y |
| 5A | 11 | 16 | I | Input 6A |
| 6Y | 12 | 18 | 0 | Output 6Y |
| 6A | 13 | 19 | I | Input 6A |
| VCC | 14 | 20 | _ | Power Pin |
| NC | _ | 1,5,7,11,15,17 | _ | No Connection |

Copyright © 1982–2015, Texas Instruments Incorporated

Submit Documentation Feedback



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|---|-----------------------------|-----|-----|------|
| V_{CC} | Supply voltage | -0.5 | 7 | V | |
| I _{IK} | Input clamp current ⁽²⁾ | $V_I < 0$ or $V_I > V_{CC}$ | | ±20 | mA |
| I _{OK} | Output clamp current ⁽²⁾ | V _O < 0 | | ±20 | mA |
| Io | Continuous output current | $V_O = 0$ to V_{CC} | | ±25 | mA |
| | Continuous current through V _{CC} or GND | | | ±50 | mA |
| T _{stg} | Storage temperature | | -60 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±2000 | V |
| V _(ESD) | Electrostatic discharge | Machine Model | ±250 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

| | | | SI | N54HC04 | | SI | N74HC04 | | LINUT | |
|-----------------|--|--------------------------|------|---------|----------|------|---------|----------|-------|--|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT | |
| V _{CC} | Supply voltage | | 2 | 5 | 6 | 2 | 5 | 6 | V | |
| | | V _{CC} = 2 V | 1.5 | | | 1.5 | | | | |
| V_{IH} | V _{IH} High-level input voltage | $V_{CC} = 4.5 \text{ V}$ | 3.15 | | | 3.15 | | | V | |
| | | $V_{CC} = 6 V$ | 4.2 | | | 4.2 | | | | |
| | | $V_{CC} = 2 V$ | | | 0.5 | | | 0.5 | | |
| V_{IL} | V _{IL} Low-level input voltage | $V_{CC} = 4.5 \text{ V}$ | | | 1.35 | | | 1.35 | V | |
| | | $V_{CC} = 6 V$ | | | 1.8 | | | 1.8 | 1.8 | |
| V_{I} | Input voltage | | 0 | | V_{CC} | 0 | | V_{CC} | V | |
| V_{O} | Output voltage | | 0 | | V_{CC} | 0 | | V_{CC} | V | |
| | | V _{CC} = 2 V | | | 1000 | | | 1000 | | |
| Δt/Δν | Input transition rise or fall rate | V _{CC} = 4.5 V | | | 500 | | | 500 | ns | |
| | | V _{CC} = 6 V | | | 400 | | 400 | | | |
| T _A | Operating free-air temperature | | -55 | | 125 | -40 | | 85 | °C | |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Submit Documentation Feedback

Copyright © 1982–2015, Texas Instruments Incorporated

²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



6.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| DADAMETED | TEST | CONDITIONS | v | 7 | Γ _A = 25°C | ; | SN54H | 1C04 | SN74HC04 | | LINUT |
|-----------------|----------------------------|----------------------------|-----------------|------|-----------------------|------|-------|-------|----------|-------|-------|
| PARAMETER | IESI | CONDITIONS | V _{CC} | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | 2 V | 1.9 | 1.998 | | 1.9 | | 1.9 | | |
| V _{OH} | | $I_{OH} = -20 \mu A$ | 4.5 V | 4.4 | 4.499 | | 4.4 | | 4.4 | | |
| | $V_I = V_{IH}$ or V_{IL} | | 6 V | 5.9 | 5.999 | | 5.9 | | 5.9 | | V |
| | | $I_{OH} = -4 \text{ mA}$ | 4.5 V | 3.98 | 4.3 | | 3.7 | | 3.84 | | |
| | | $I_{OH} = -5.2 \text{ mA}$ | 6 V | 5.48 | 5.8 | | 5.2 | | 5.34 | | |
| | | | 2 V | | 0.002 | 0.1 | | 0.1 | | 0.1 | |
| | | $I_{OL} = 20 \mu A$ | 4.5 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | |
| V_{OL} | $V_I = V_{IH}$ or V_{IL} | | 6 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | V |
| | | $I_{OL} = 4 \text{ mA}$ | 4.5 V | | 0.17 | 0.26 | | 0.4 | | 0.33 | |
| | | $I_{OL} = 5.2 \text{ mA}$ | 6 V | | 0.15 | 0.26 | | 0.4 | | 0.33 | |
| I _I | $V_I = V_{CC}$ or 0 | • | 6 V | | ±0.1 | ±100 | | ±1000 | | ±1000 | nA |
| Icc | $V_I = V_{CC}$ or 0, | I _O = 0 | 6 V | | | 2 | | 40 | | 20 | μΑ |
| C _i | | | 6 V | | 3 | 10 | | 10 | | 10 | pF |

6.5 Switching Characteristics

over operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM | то | V | T, | λ = 25°C | | SN54HC04 | SN74 | SN74HC04 | |
|-----------------|---------|----------|-----------------|-----|----------|-----|----------|-------|----------|------|
| PARAMETER | (INPUT) | (OUTPUT) | V _{CC} | MIN | TYP | MAX | MIN MA | X MIN | MAX | UNIT |
| | | 2 V | | 45 | 95 | 12 | 5 | 120 | | |
| t _{pd} | Α | Υ | 4.5 V | | 9 | 19 | 2 | 9 | 24 | ns |
| | | | 6 V | | 8 | 16 | 2 | 5 | 20 | |
| | | | 2 V | | 38 | 75 | 11 | 0 | 95 | |
| t _t | | Y | 4.5 V | | 8 | 15 | 2 | 2 | 19 | ns |
| | | | 6 V | | 6 | 13 | , | 9 | 16 | |

6.6 Operating Characteristics


 $T_A = 25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|----------|--|-----------------|-----|------|
| C_{pd} | Power dissipation capacitance per inverter | No load | 20 | pF |

Copyright © 1982–2015, Texas Instruments Incorporated




6.7 Typical Characteristics





7 Parameter Measurement Information



- A. C L includes probe and test-fixture capacitance.
- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq MHz, $Z_O = 50 \Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SNX4HC04 device contains six inverter gates. Each inverter gate performs the function of $Y = \overline{A}$.

8.2 Functional Block Diagram



Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

The SNx4HC series of devices offer a wide operating voltage range from 2 V to 6 V. The outputs can drive up to 10 LSTTL loads. The SNx4HC04 offers low power consumption of 20 μ A maximum ICC and typical propagation delays of tpd = 8 ns. At 5 V, the outputs have ± 4 mA of output drive capability. Inputs have low input current leakage of 1 μ A maximum.

8.4 Device Functional Modes

Table 1. Function Table (Each Inverter)

| INPUT A | OUTPUT Y |
|------------|-------------|
| Н | L |
| L | Н |

Submit Documentation Feedback



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SNX4HC04 is a low-drive CMOS device that can be used for a multitude of inverting buffer type functions. The device can produce 4 mA of drive current at 5 V, making it Ideal for driving multiple outputs and good for low-noise applications.

9.2 Typical Application




Figure 5. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see Δt/ΔV in Recommended Operating Conditions.
 - For specified High and low levels, see V_{IH} and V_{IL} in Recommended Operating Conditions.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

Submit Documentation Feedback



Typical Application (continued)

9.2.3 Application Curve




Figure 6. Typical Technology Output Drive Curve



10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in *Recommended Operating Conditions*.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F bypass capacitor. If there are multiple V_{CC} pins, TI recommends a 0.01- μ F or 0.022- μ F bypass capacitors for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F bypass capacitors are commonly used in parallel. For best results, install the bypass capacitor as close to the power pin as possible for best.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

11.2 Layout Example




Figure 7. Layout Diagram

Copyright © 1982–2015, Texas Instruments Incorporated

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Related Links

The following table lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|----------|----------------|--------------|---------------------|---------------------|---------------------|
| SN54HC04 | Click here | Click here | Click here | Click here | Click here |
| SN74HC04 | Click here | Click here | Click here | Click here | Click here |

12.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





11-Jul-2015

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|-----------------------------------|---------|
| 5962-8409801VCA | ACTIVE | CDIP | J | 14 | 1 | (2) TBD | (6) A42 | N / A for Pkg Type | -55 to 125 | 5962-8409801VC A SNV54HC04J | Samples |
| 5962-8409801VDA | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8409801VD A SNV54HC04W | Samples |
| 84098012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 84098012A SNJ54HC 04FK | Samples |
| 8409801CA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 8409801CA SNJ54HC04J | Samples |
| 8409801DA | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 8409801DA SNJ54HC04W | Samples |
| JM38510/65701B2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | JM38510/ 65701B2A | Samples |
| JM38510/65701BCA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 65701BCA | Samples |
| JM38510/65701BDA | LIFEBUY | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 65701BDA | |
| M38510/65701B2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | JM38510/ 65701B2A | Samples |
| M38510/65701BCA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 65701BCA | Samples |
| M38510/65701BDA | LIFEBUY | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 65701BDA | |
| SN54HC04J | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | SN54HC04J | Samples |
| SN74HC04D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Samples |
| SN74HC04DBR | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Samples |
| SN74HC04DBRE4 | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Samples |
| SN74HC04DBRG4 | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Samples |



www.ti.com

11-Jul-2015

| Orderable Device | Status | Package Type | Package Drawing | Pins | _ | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Sample |
|------------------|----------|--------------|--------------------|------|------|----------------------------|-------------------|--------------------|--------------|----------------|--------|
| | (1) | | | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74HC04DE4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sample |
| SN74HC04DR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sample |
| SN74HC04DRE4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sample |
| SN74HC04DRG3 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sample |
| SN74HC04DRG4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sample |
| SN74HC04DT | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sample |
| SN74HC04DTG4 | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sample |
| SN74HC04N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU CU SN | N / A for Pkg Type | -40 to 85 | SN74HC04N | Sampl |
| SN74HC04N3 | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI | -40 to 85 | | |
| SN74HC04NE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HC04N | Sampl |
| SN74HC04NSR | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sampl |
| SN74HC04NSRG4 | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sampl |
| SN74HC04PW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sampl |
| SN74HC04PWG4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Sampl |
| SN74HC04PWLE | OBSOLETE | TSSOP | PW | 14 | | TBD | Call TI | Call TI | -40 to 85 | | |
| SN74HC04PWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 85 | HC04 | Samp |
| SN74HC04PWRE4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Samp |
| SN74HC04PWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Samp |
| SN74HC04PWT | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC04 | Samp |



PACKAGE OPTION ADDENDUM

11-Jul-2015

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------|------------------|--------------------|--------------|------------------------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SNJ54HC04FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 84098012A SNJ54HC 04FK | Samples |
| SNJ54HC04J | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 8409801CA SNJ54HC04J | Samples |
| SNJ54HC04W | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 8409801DA SNJ54HC04W | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

11-Jul-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC04, SN54HC04-SP, SN74HC04:

• Catalog: SN74HC04, SN54HC04

Automotive: SN74HC04-Q1, SN74HC04-Q1

Military: SN54HC04

Space: SN54HC04-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jul-2015

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74HC04DBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.2 | 6.6 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74HC04DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC04DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC04DR | SOIC | D | 14 | 2500 | 330.0 | 16.8 | 6.5 | 9.5 | 2.3 | 8.0 | 16.0 | Q1 |
| SN74HC04DRG3 | SOIC | D | 14 | 2500 | 330.0 | 16.8 | 6.5 | 9.5 | 2.3 | 8.0 | 16.0 | Q1 |
| SN74HC04DRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC04DRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC04DT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC04PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC04PWT | TSSOP | PW | 14 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 27-Jul-2015



*All dimensions are nominal

| All differisions are nominal | T | _ | | | | | |
|------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74HC04DBR | SSOP | DB | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74HC04DR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74HC04DR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74HC04DR | SOIC | D | 14 | 2500 | 364.0 | 364.0 | 27.0 |
| SN74HC04DRG3 | SOIC | D | 14 | 2500 | 364.0 | 364.0 | 27.0 |
| SN74HC04DRG4 | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74HC04DRG4 | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74HC04DT | SOIC | D | 14 | 250 | 367.0 | 367.0 | 38.0 |
| SN74HC04PWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74HC04PWT | TSSOP | PW | 14 | 250 | 367.0 | 367.0 | 35.0 |

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

logic.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers www.ti.com/video microcontroller.ti.com Video and Imaging

www.ti-rfid.com

OMAP Applications Processors TI E2E Community www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity